UK Patent Application (19) GB (11) 2 089 122 A


- (21) Application No 8131171
- (22) Date of filing 15 Oct 1981
- (30) Priority data
- (31) 55/001594
- (32) 14 Nov 1980
- (33) Japan (JP)
- (43) Application published 16 Jun 1982
- (51) INT CL³ H01L 23/50
- (52) Domestic classification H1K GF H1R BD
- (56) Documents cited GB 1465410 GB 1418969 GB 1113881
- (58) Field of search H1K H1R
- (71) Applicants
 Hitachi Ltd.,
 5-1, Marunouchi
 1-chome,
 Chiyoda-ku,
 Tokyo,
 Japan.
- (72) Inventors
 Toshihito Habuka
- (74) Agents Mewburn Ellis & Co., 2/3 Cursitor Street, London, EC4A 18Q.

(54) Semiconductor integrated circuit interconnections

(57) A first signal line A_1 , a second signal line B_0 and a third signal line A_2 are formed on a substrate 1 of a semiconductor integrated circuit. The effective distance $1_{A_1B_0}$ between the first signal line and the second signal line is substantially equal with the effective distance $1_{A_2B_0}$ between the second signal line and the third signal line.

The first signal line transmits a first signal e_1 . The third signal line transmits a third signal $-e_1$ of which the phase is opposite to that of the first signal.

Thus, the cross talk from the first signal line to the second signal line can be cancelled by the cross talk from the third signal line to the second signal line.



GB 2 089 122 A

FIG. 1




FIG. 2








FIG. 3








































FIG. 12 (A)




FIG. 13 (A)




FIG. 11 (B)




FIG. 11 (C)




FIG. 12 (B)





FIG. 13 (B)



GB 2 089 122 A

SPECIFICATION

Semiconductor integrated circuit

5 The present invention relates to a semiconductor integrated circuit and seeks to reduce interference between signal lines thereof.

In a semiconductor integrated circuit which processes digital or analog signals, for example as shown in Figure 1, where two signal lines A and B extend closely on the substrate 1, an abnormal voltage is so induced on either the signal line A or the signal line B by electrical capacitive coupling or inductive coupling between the signal lines A and B that a problem of electrical interference (i.e. cross talk) may occur.

For example as shown in Figure 1, electrical interference is liable to occur on the signal line Bo transmitting a signal e2 whose electrical amplitude is 20 relatively small and which is disposed closely to the signal line Ao transmitting a signal e1 whose current-or voltage-amplitude is large and whose frequency is high.

In particular, in digital-analog hybrid circuits re25 markable effects occur from a digital signal line to an analog line. As a result noise may be so generated on the analog signal line that the characteristic deteriorate or malfunction may occur. Such a mutual interference between digital signal lines may also 30 cause the occurrence of a malfunction in digital circuits.

In order to prevent electrical interference between signal lines, attempts have been made to dispose these lines as far apart from each other as possible in 35 the design lay-out on the substrate of the semiconductor integrated circuit. As a result, however, there is a problem that freedom in lay-out on the substrate of the semiconductor integrated circuit. As a result, however, there is problem that freedom in lay-out decreases or improvement of integration density on a semiconductor chip is prevented.

The present invention provides a semiconductor integrated circuit comprising:

a first signal line formed on a substrate of the 45 semiconductor integrated circuit, arranged to transmit a first signal;

a second signal line formed on the substrate, arranged to transmit a second signal; and

a third signal line formed on the substrate,
50 arranged to transmit a third signal of which the
phase's opposite to that of the first signal so as to
tend to cancel the cross talk between the first signal
line and the second signal line by the cross talk
between the second signal line and the third signal
55 line.

Hereinafter the embodiments of the present invention will be explained with reference to the drawings, wherein:

Figure 1 is a plan view showing the layout of 60 signal lines in a semiconductor integrated circuit according to the prior art;

Figure 2 is a plan view showing the layout of signal lines in a semiconductor integrated circuit according to one embodiment of the present invention;

Figure 3 is a plan view showing the layout of signal lines in a semiconductor integrated circuit according to another embodiment of the present invention;

70 Figure 4 is a plan view showing the layout of signal lines in a semiconductor integrated circuit according to another embodiment of the present invention;

Figure 5 is a plan view showing the layout of 55 signal lines in a semiconductor integrated circuit according to another embodiment of the present invention;

Figure 6(A) and 6(B) are a plan view and a cross-sectional view showing the structure of signal lines in a semiconductor integrated circuit according to the present invention;

Figure 7(A) and (B) are a plan view and a cross-sectional view showing the structure of signal lines in a semiconductor integrated circuit according to the present invention;

Figure 8(A) and (B) are a plan view and a cross-sectional view showing the structure of signal lines in a semiconductor integrated circuit according to the present invention;

90 Figure 9(A) and (B) are a plan view and a cross-sectional view showing the structure of signal lines in a semiconductor integrated circuit according to the present invention;

Figure 10(A) and (B) are a plan view and a 95 cross-sectional view showing the structure of signal lines in a semiconductor integrated circuit according to the present invention;

Figure 11(A) and (B) are a plan view and a cross-sectional view showing the structure of signal lines in a semiconductor integrated circuit according to the present invention;

Figure 11(C) is a cross-sectional view showing the structure of signal lines in a semiconductor integrated circuit according to a modified embodiment 105° of the present invention;

Figure 12(A) and (B) is a plan view and a crosssectional view showing the structure of signal lines in a semiconductor integrated circuit according to the present invention; and

110 Figure 13(A) and (B) is a plan view and a crosssectional view showing the structure of signal lines in a semiconductor integrated circuit according to the present invention.

In the semiconductor integrated circuits (IC) of the 115 following embodiments only signal lines related to the present invention are illustrated and other circuits or circuit devices existing in the vicinity of these signal lines are omitted.

Figure 2 shows the lay-out of signal lines in a semiconductor integrated circuit according to an embodiment of the present invention.

In the embodiment of Figure 2 the third signal line A₂ which is parallel to the first signal line A₁ extends between the first signal line A₁ and the second signal line B₀. Signals of opposite phases are transmitted on the first signal line A₁ and the second signal line

A₂ respectively. When signal line A₁ is disposed close to signal line A₂ and the distance between the signal line A₂ and the second signal line B₀ is approximately equal with the distance between the

GB 2 089 122 A

signal line A_2 and the second signal line B_0 (1_A, B_a ÷ 1_{A-Ba}), voltage or current fluctuations on the signal line Bo induced by inductive coupling and capacitive coupling from the pair of signal lines A1 and A2 5 cancel each other because the phases of signals e1 and -e, of the pair of signar lines A, and A, are opposite. As a result signal line B_0 can be saved from the influence of the first signal line A_1 .

Figure 3 shows another embodiment. In the 10 drawing there is disposed the third signal line A2 transmitting signal -e1 whose phase is opposite to that of the signal e₁ on the first signal line A₁. Signal lines A₁ and A₂ cross each other in a twisted fashion and signal currents e₁ and -e₁ whose phases are 15 opposite each other flow into these signal lines At and A2. In this case by making them twisted the pair of signal lines A₁ and A₂ can be integrated more than in the case of the embodiment shown in Figure 2 and electrical interference on signal line 8 can be kept 20 much smaller.

In contrast with the above, Figure 3 also illustrates the case where a strong signal current flows into the second signal line B and the second signal line B causes electrical interference on the first signal line 25 A_1 . By disposing signal lines A_1 and A_2 transmitting signals e₁ and -e₁ of opposite phases in close vicinity to the large current signal line B electric influences from signal line B become equal on the signal lines A_1 and A_2 . When outputs of the pair of 30 signal lines A_1 and A_2 are applied to double-end innut terminals of a differential amplifier, the difference signals of the noise components at the output terminals of this differential amplifier becomes zero. As a result the noise can be removed. This structure 35 shown in this embodiment is very effective in particular when a differential amplifier is disposed on the input side and differential outputs are extracted in double-end form.

Figure 4 shows an embodiment in which a dif-40 ferential amplifier 3 is disposed on the receiving side in order to prevent electrical interference or cross talk from the signal line B to a pair of signal lines A_1 and A_2 in the case where the second signal line $oldsymbol{\mathsf{B}}$ carries a signal current e2 of relatively small electric-45 all amplitude and the pair of signal lines A_1 and A_2 carry a pair of signal currents e_1 and $-e_1$. In the drawing, numeral 4 represents an input circuit disposed on signal line B. Numeral 5 represents an output circuit on signal line 8. Numeral 2 represents 50 a differential amplifier disposed on the input side of the pair of signal lines A_1 and A_2 . Provision of a differential amplifier 3 on the receiving side (the output side of the pair of signal lines A₁ and A₂) enables common noises at the output terminal of the 55 differential amplifier 3 to be removed by the common-mode rejection function of the differential amplifier 3 and electric effect from signal line 8 on signal lines A₁ and A₂ to be kept much smaller. This structure shown in Figure 4 is also effective in 60 preventing electric interference from signal lines A_1 and A2 to signal lines 8.

Figure 5 shows an embodiment in which crossing the first and third signal lines in a twisted fashion produces a greater effect than in the embodiment 65 shown in Figure 4. In Figure 5 the same reference

numeral symbols as Figure 4 are used to denote similar parts.

Next the structure of the above mentioned signal lines A_1 , A_2 and signal line B on the semiconductor 70 substrate (chip) of the present invention will be explained as follows.

1. The embodiment of using a pair of parallel wirings A1 and A2 which carry signal currents of opposite phases for the purpose of transmitting the 75 first signal e1:

As shown in Figure 6(A) and (B) signal line B for transmitting the second signal e2 and a pair of signal lines A₁ and A₂ which are made of Al (aluminum) films are respectively formed flat on the substrate 1 80 on an intermediate insulating film (SiO₃ film) 6.

The embodiment of Figure 7(A) and (B) shows that a pair of Al signal lines A_1 and A_2 are formed in double layers, one above the other, with an intermediate insulating film 7 (e.g. polyimide resin layer). 35 The second signal line B is made of aluminum film on the same level as the lower aluminum film A2.

In Figure 8(A) and (B), of a pair of signal lines A1 and A_{Z} for the first signals the signal line A_{1} is made of AI film and the other signal line A_2 is made of a 90 semiconductor diffusion layer 3 the impurity conductivity type of which is different from that of the substrate and which is disposed in the surface of the semiconductor substrate 1 under the insulating film 6. Signal line B for the second signal e2 is formed by 95 an aluminum line in the same plane as signal line A_1 .

In Figure 9(A) and (B) a pair of signal lines A_1 and Az of aluminum wirings for the first signals e, are formed on the insulating film 6 and a signal line B for the second signal e2 is made of a semiconductor 100 diffusion layer 9 the impurity conductivity type of which is different from that of the substrate and which is disposed in the surface of the semiconductor substrate 1 just below the signal lines A_1 and A_2 .

In Figure 10(A) and (B) signal lines A, and Az of Ai 105 films for the first signals e₁ are formed in double layers one above the other with an intermediate insulating film 7. A signal line B for the second signal e_2 is made of a semiconductor diffusion layer 10 the impurity conductivity type of which is different from 110 that of the substrate and which is disposed in the surface of the semiconductor substrate 1 just below the signal lines A_1 and A_2 .

2. The embodiment using symmetric twisted lines A_1 and A_2 which carry the signal currents of opposite 115 phases for the first signal e1:

Figure 11(A), Figure 11(B) and Figure 11(C) show that in the signal lines A_1 and A_2 for the first signals ε_1 the signal line A_1 is made of Al film formed on the substrate over an insulating film 6, and the signal 120 line Az is made of a semiconductor diffusion layer 8 the impurity conductivity type of which is different from that of the substrate and which is formed on the surface of the semiconductor substrate below the insulating film 6. The signal lines A_1 and A_2 cross

125 and recross each other symmetrically when viewed in plan as shown in Figure 11(A). The second signal line B is made of Al film in the same plane as the signal line A1.

Figure 11(C) shows a modified embodiment of 130 Figure 11(B). In the drawing signal lines A_1 and A_2 for

the first signals e₁ are formed by Al films in upper and lower layers which are isolated from each other by intermediate insulating film 7, and both of them are wired in twist form when viewed in plan as 5 shown in Figure 11(A).

Figure 12(A) and Figure 12(B) show the following structure.

Namely, a pair of signal lines A_1 and A_2 for the first signals is made of Al films and wired in twist form on 10 the surface of the insulating film 6. At the crossing part of the signal lines A₁ and A₂ a part of the signal line A2 are connected by Al upper layer 12 which is bridging a pair of through-holes 11 formed in the intermediate insulating film 7. Thus, the signal lines 15 A₁ and A₂ cross each other in electrically isolated condition.

Figure 13(A) and Figure 13(B) show the following structure.

Namely, a pair of signal lines A₁ and A₂ for the first 20 signals is made of Al films and wired in twist form on the surface. At the crossing part of he signal lines At and A2 a part of one signal line (e.g. the signal line Az) is cut off. Along this cut-off part of the signal line A₂ the impurity diffusion layer 13 the conductivity 25 type of which is different from that of the substrate is formed on the surface of the semiconductor substrate 1. Parts of Al films of the signal line A2 are brought into contact with the diffusion layer 13 through the through-holes 14 which are formed in 30 the insulating film 6. Thus, the signal lines A₁ and A₂ cross each other in electrically isolated condition.

According to the embodiments described above noise which is generated by electric interference between signal lines in the semiconductor inte-35 grated circuit can be removed by using a pair of signal lines of opposite phases or a pair of signal lines of twist-symmetrical configuration configuration, or provided with a differential amplifier.

As a result, freedom in layout and easy circuit 40 design can be achieved and integration density is

The present invention may be applied to digital circuits, analog circuits and semiconductor integrated circuits combining the above-mentioned cir-45 cuits.

CLAIMS

 A semiconductor integrated circuit com-50 prising:

a first signal line formed on a substrate of the semiconductor integrated circuit, arranged to transmit a first signal;

a second signal line formed on the substrate, 55 arranged to transmit a second signal; and a third signal line formed on the substrate, arranged to transmit a third signal of which the phase is opposite to that of the first signal so as to tend to cancel the cross talk between the first signal 60 line and the second signal line by the cross talk between the second signal line and the third signal line.

2. A semiconductor integrated circuit according to claim 1, wherein the effective distance between 65 the first signal line and the second signal line is

substantially equal with the effective distance between the second signal line and the third signal line.

- 3. A semiconductor integrated circuit according to claim 2, wherein the first signal line and the third 70 signal line cross each other in a symmetric configuration.
 - 4. A semiconductor integrated circuit according to claim 2 or claim 3 wherein the first and third signal lines are in a symmetric twisted configuration.
- 5. A semiconductor integrated circuit according to any one of claims 1 to 4, further comprising a differential amplifier of which differential input terminals receive the first signal and the third signal.
- 6. A semiconductor integrated circuit according 80 to claim 5, wherein the differential amplifier has a common-mode rejection function with respect to the differential input terminals.
- 7. A semiconductor integrated circuit according to claim 5 or claim 6, further comprising another 85 differential amplifier of which output terminals deliver the first signal and the third signal to the first signal line and the third signal line:
- 8. A semiconductor integrated circuit substantially as any described herein with reference to 90 Figures 2 to 13 of the accompanying drawings.

Printed for Haz Majesty's Stationery Office, by Croydon Printing Company Limited, Craydon, Surrey, 1982. Published by The Petent Office, 25 Southempton Buildings, Landan. WC2A 1AY, from which copies may be obtained.



St. Onge Steward Johnston & Reens

ATTORNEYS AT LAW

RONALD J. ST. ONCE BC.
ALBERT C. JOHNSTON BC.
LOUIS H. REENS
THADDIUS J. CARVIS
GENE S. WINTER
WILLIAM J. SPERANZA
JAMES R. CARTIOLIA
STEPHEN P. MCNAMARA
MARY M. KRINSKY
WESLEY W. WKITMYER. JR.
MARTHA B. ALLARD

986 BEDFORD STREET
STAMFORD, CONNECTICUT 06905-3619

(203) 324-6155 TELECOPIER (203) 327-1096 NEW HAVEN OFFICE 88 PROSPECT STREET NEW HAVEN, CT 06511

(203) 562-0400

OF COUNSEL
MERRILL F. STEWARD

DENIS A. FIRTH-PATENT AGENT

May 26 , 1994

	Telecopier Information
Name	michael Maniler - Likeens
Telecopy Number	(886-7016
From	Louis H. Reens
Our File Number	H43
Total Number of	pages including this cover sheet
Our telecopier	number is (203) 327-1096. If you do

not receive all the pages indicated above, please call (203) 324-6155 and ask for Caroline as soon as possible.

Thank you.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the ite	ems checked:
☐ BLACK BORDERS	
IMAGE CUT OFF AT TOP, BOTTOM OR SIDES	
FADED TEXT OR DRAWING	
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING	
☐ SKEWED/SLANTED IMAGES	
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS	
GRAY SCALE DOCUMENTS	
☐ LINES OR MARKS ON ORIGINAL DOCUMENT	
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR Q	UALITY
OTHER:	

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.